Job Details: Job Description:
Responsibilities may involve supporting memory PHY development across various technical domains such as package layout, electrical modelling, signal and power integrity simulation.
Qualifications: Basic understanding of IC design, package/platform architectures, signal and/or power integrity knowledge. Exposure to package, board layout or 3D modeling tools, and electrical validation is highly value-added. Good communication skills and team player. BSEE with relevant or adjacent education syllabus focus. Job Type: Intel Contract Employee Shift: Shift 1 (Malaysia) Primary Location: Malaysia, Penang Additional Locations: Malaysia, Kulim Business group: The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies).
The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. Intel’s official careers website. Find your next job and take on projects that shape tomorrow’s technology.
Benefits Internships Life at Intel Locations Recruitment Process
Cloud Application Development Engineer
SoC Power Thermal Performance Validation Engineer Intern
Middleware Software Engineering Intern
ECG Business Development Manager
Connectivity Systems Validation Engineer
Location
Malaysia, Malaysia
Total raised
$2.5M
Last stage
Public
Investors
Robert Noyce
Co-Founder & CEO
Gordon Moore
Co-Founder & Chairman Emeritus
Andrew Grove
Co-Founder (Key Early Leader) & Former CEO
No applications, no recruiter spam. Just the intro.
A few questions to make sure this role is the right shape for you. Two minutes.
I write the intro, send it to the founder, and handle the back-and-forth.
If they’re a yes, I book the chat. You show up — that’s the whole job-hunt.