About the role
Lead, grow, and mentor a silicon engineering team that includes design verification, silicon design, and physical design engineers, while fostering a culture of technical excellence, ownership, collaboration, and continuous learning. Own and drive the verification strategy for complex silicon subsystems from planning through execution, closure, and emulation readiness. Provide substantial hands-on technical contribution and leadership in verification planning, testbench architecture, debug, coverage analysis, regression quality, and verification closure. Build and promote modern verification workflows, including AI-assisted techniques that improve verification environment development, automation, debug efficiency, coverage analysis, and execution quality. Define verification plans, quality metrics, regression strategy, coverage goals, and emulation readiness plans aligned with project milestones. Collaborate closely with architecture, design, system engineering, firmware, and physical design partners to identify risks early, resolve complex issues, and deliver high-quality silicon subsystems. B.Sc., M.Sc., or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical field. Proven experience and technical excellence in pre-silicon design verification for complex IPs, subsystems, or SoCs, including subsystem integration, and third-party IP integration. Significant hands-on experience with modern DV methodologies, verification planning, testbench development, regressions, coverage analysis, debug, and verification closure. Experience as a people manager or technical leader driving verification work across multiple engineers. Proficiency in SystemVerilog-based verification environments and methodologies such as UVM, assertions, constrained-random verification, and coverage-driven verification, along with Python-based automation and modern verification infrastructure workflows. Experience applying AI-assisted techniques to improve silicon design or verification productivity, debug, coverage, automation, or workflow efficiency. Hands-on experience with Python, Linux, Git-based development workflows, and automation infrastructure. Experience with formal verification, low-power verification, performance verification, or subsystem-level verification. Experience with security-oriented silicon subsystems, including crypto engines, memory protection, secure boot, trusted execution, or related hardware security domains. Experience with emulation platforms such as Palladium. Experience leading or working in teams that include both design and verification engineers. Familiarity with physical design considerations, synthesis, constraints, timing closure, or design handoff flows. Proven problem-solving, communication, ownership, and cross-team collaboration skills.
